CLAIMS

What is claimed is:

1   1.   An apparatus for detecting an event, comprising:

2   a bistable memory device, said bistable memory device having an input

3   adapted for detecting the occurrence of an event and an output representing a

4   logic state of said bistable memory device, wherein said logic state is at either a

5   first or a second logic level such that the logic level of said logic state changes

6   each time the event is detected; and

7   a digital processor, said digital processor having an input coupled to the

8   output of said bistable memory device, whereby said digital processor

9   periodically reads said logic state and stores the logic level thereof, wherein said

10   digital processor compares the logic level of a subsequently read logic state with

11   the stored logic level so as to determine whether the stored logic level is the same

12   or different than the logic level of said subsequently read logic state, if different

13   then an event has occurred and if the same then no event has occurred.

1   2.   The apparatus of claim 1, wherein said bistable memory device is a flip-

2   flop.

1   3.   The apparatus of claim 2, wherein said flip-flop is selected from the group

2   consisting of D, J-K, R-S and toggle flip-flops.

1   4.   The apparatus of claim 1, wherein said bistable memory device is a

2   counter.

1   5.   The apparatus of claim 4, wherein said counter is selected from the group

2   consisting of an asynchronous and a synchronous counter.

1   6.   The apparatus of claim 1, wherein said bistable memory device is a latch.

1   7.   The apparatus of claim 1, wherein said digital processor is selected from the

2   group consisting of a microcontroller, a microprocessor, a programmable logic array and an

3   application specific integrated circuit.

1   8.   The apparatus of claim 1, wherein said digital processor comprises a central

2   processing unit, a random access memory and a read only memory.

1   9.   The apparatus of claim 1, wherein said digital processor comprises a bistable

2   memory device and logic gates.

1   10.   The apparatus of claim 9, wherein said logic gates are selected from the

2   group consisting of inverter, OR, NOR, AND, NAND, XOR and XNOR.

1   11.   The apparatus of claim 1, further comprising a plurality of bistable memory

2   devices for detecting a plurality of events, wherein said plurality of bistable memory devices

3   are coupled to said digital processor.

1　　　12.　　A method for detecting an event with a bistable memory device and a

2　digital processor, said method comprising the steps of:

3　　　　　changing a logic state of a bistable memory device each time an event is

4　detected, wherein the logic state is at either a first or a second logic level;

5　　　　　reading the logic state of the bistable memory device with a digital

6　processor;

7　　　　　storing the logic level of the read logic state in the digital processor; and

8　　　　　comparing the stored logic level with the logic level of a subsequently

9　read logic state so as to determine whether the stored logic level is the same or

10　different than the logic level of said subsequently read logic state, if different then

11　an event has occurred and if the same then no event has occurred.

1　　　13.　　The method of claim 12, wherein said bistable memory device is a flip-

2　flop.

1　　　14.　　The method of claim 13, wherein said flip-flop is selected from the group

2　consisting of D, J-K, R-S and toggle flip-flops.

1　　　15.　　The method of claim 12, wherein said bistable memory device is a counter.

1　　　16.　　The method of claim 15, wherein said counter is selected from the group

2　consisting of an asynchronous and a synchronous counter.

1　　　17.　　The method of claim 12, wherein said bistable memory device is a latch.

1   18.   The method of claim 12, wherein said digital processor is selected from the

2   group consisting of a microcontroller, a microprocessor, a programmable logic array and an

3   application specific integrated circuit.

1   19.   The method of claim 12, wherein said digital processor comprises a central

2   processing unit, a random access memory and a read only memory.

1   20.   The method of claim 12, wherein said digital processor comprises a bistable

2   memory device and logic gates.

1   21.   The method of claim 12, further comprising the steps of:

2   providing a plurality of bistable memory devices for detecting a plurality of

3   events;

4   changing a logic state of each of the plurality of bistable memory devices

5   when a respective one of the plurality of events is detected, wherein the logic state

6   is at either a first or a second logic level;

7   reading the logic state of each of the plurality of bistable memory devices

8   with the digital processor;

9   storing the logic levels of each of the read logic states in the digital

10   processor; and

11   comparing each of the stored logic levels with the logic levels of

12   subsequently read logic states so as to determine whether each of the stored logic

13   levels is the same or different than the logic levels of the respective ones of said

1   22.   The method of claim 12, where the first logic level is a logic low and the

2   second logic level is a logic high.

1   23.   The method of claim 12, where the first logic level is a logic high and the

2   second logic level is a logic low.

1   24.   The apparatus of claim 1, further comprising a logic circuit for producing a

2   clock pulse each time a transition from a low to a high or a high to a low logic level is

3   detected.

1   25.   The apparatus of claim 24, wherein said logic circuit is connected between

2   the event and the input of said bistable memory device.

1   26.   The apparatus of claim 25, wherein said logic circuit comprises an XOR and

2   an even number of inverters.

1   27.   A digital system adapted for serial digital data communications, said

2   system comprising:

3   a transmitter and a receiver, said transmitter being adapted for sending

4   serially encoded digital information and said receiver being adapted for receiving

5   serially encoded digital information;

6   a computer adapted for serial digital data communications;

7   an event detector comprising:

8   a first bistable memory device, said bistable memory device having

9   an input adapted for detecting the occurrence of an event and an output

10   representing a logic state of said bistable memory device, wherein said

11   logic state is at either a first or a second logic level such that the logic

12   level of said logic state changes each time the event is detected;

13   a second bistable memory device, said bistable memory device

14   having an input adapted for detecting the occurrence of an event and an

15   output representing a logic state of said bistable memory device, wherein

16   said logic state is at either a first or a second logic level such that the logic

17   level of said logic state changes each time the event is detected; and

18   a digital processor, said digital processor having an input coupled

19   to the output of said first bistable memory device and another input

20   coupled to the output of said second bistable memory device, whereby

21   said digital processor periodically reads said logic states and stores the

22   logic levels thereof, wherein said digital processor compares the logic

23   level of a subsequently read logic state with the stored logic level so as to

24   determine whether the stored logic level is the same or different than the

25   logic level of said subsequently read logic state, if different then an event

26   has occurred and if the same then no event has occurred;

27   wherein said event detector is coupled between said transmitter said

28   computer, and said receiver and said computer such that said first bistable

29   memory device is coupled to said receiver and said second bistable memory

30   device is coupled to a serial output of said computer.

1   28.   The digital system of claim 27, wherein the transmission of said transmitter

2   is selected from the group consisting of infrared, ultraviolet, radio frequency, microwave

3   and ultrasonic.

1   29.   The digital system of claim 27, wherein the reception of said receiver is

2   selected from the group consisting of infrared, ultraviolet, radio frequency, microwave and

3   ultrasonic.

1   30.   The digital system of claim 27, wherein said computer is selected from the

2   group consisting of a microcontroller, microprocessor, digital signal processor, reduced

3   instruction set computer (RISC), complex instruction set computer (CISC).